summaryrefslogtreecommitdiff
path: root/ics-openvpn-stripped/main/openssl/crypto/aes/asm/aesv8-armx-64.S
blob: be0a13dfe1ad6f829430a96923aa595ea17ddba8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
#include "arm_arch.h"

#if __ARM_ARCH__>=7
.text
.arch	armv8-a+crypto
.align	5
rcon:
.long	0x01,0x01,0x01,0x01
.long	0x0c0f0e0d,0x0c0f0e0d,0x0c0f0e0d,0x0c0f0e0d	// rotate-n-splat
.long	0x1b,0x1b,0x1b,0x1b

.globl	aes_v8_set_encrypt_key
.type	aes_v8_set_encrypt_key,%function
.align	5
aes_v8_set_encrypt_key:
.Lenc_key:
	stp	x29,x30,[sp,#-16]!
	add	x29,sp,#0
	adr	x3,rcon
	cmp	w1,#192

	eor	v0.16b,v0.16b,v0.16b
	ld1	{v3.16b},[x0],#16
	mov	w1,#8		// reuse w1
	ld1	{v1.4s,v2.4s},[x3],#32

	b.lt	.Loop128
	b.eq	.L192
	b	.L256

.align	4
.Loop128:
	tbl	v6.16b,{v3.16b},v2.16b
	ext	v5.16b,v0.16b,v3.16b,#12
	st1	{v3.4s},[x2],#16
	aese	v6.16b,v0.16b
	subs	w1,w1,#1

	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	 eor	v6.16b,v6.16b,v1.16b
	eor	v3.16b,v3.16b,v5.16b
	shl	v1.16b,v1.16b,#1
	eor	v3.16b,v3.16b,v6.16b
	b.ne	.Loop128

	ld1	{v1.4s},[x3]

	tbl	v6.16b,{v3.16b},v2.16b
	ext	v5.16b,v0.16b,v3.16b,#12
	st1	{v3.4s},[x2],#16
	aese	v6.16b,v0.16b

	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	 eor	v6.16b,v6.16b,v1.16b
	eor	v3.16b,v3.16b,v5.16b
	shl	v1.16b,v1.16b,#1
	eor	v3.16b,v3.16b,v6.16b

	tbl	v6.16b,{v3.16b},v2.16b
	ext	v5.16b,v0.16b,v3.16b,#12
	st1	{v3.4s},[x2],#16
	aese	v6.16b,v0.16b

	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	 eor	v6.16b,v6.16b,v1.16b
	eor	v3.16b,v3.16b,v5.16b
	eor	v3.16b,v3.16b,v6.16b
	st1	{v3.4s},[x2]
	add	x2,x2,#0x50

	mov	w12,#10
	b	.Ldone

.align	4
.L192:
	ld1	{v4.8b},[x0],#8
	movi	v6.16b,#8			// borrow v6.16b
	st1	{v3.4s},[x2],#16
	sub	v2.16b,v2.16b,v6.16b	// adjust the mask

.Loop192:
	tbl	v6.16b,{v4.16b},v2.16b
	ext	v5.16b,v0.16b,v3.16b,#12
	st1	{v4.8b},[x2],#8
	aese	v6.16b,v0.16b
	subs	w1,w1,#1

	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b

	dup	v5.4s,v3.s[3]
	eor	v5.16b,v5.16b,v4.16b
	 eor	v6.16b,v6.16b,v1.16b
	ext	v4.16b,v0.16b,v4.16b,#12
	shl	v1.16b,v1.16b,#1
	eor	v4.16b,v4.16b,v5.16b
	eor	v3.16b,v3.16b,v6.16b
	eor	v4.16b,v4.16b,v6.16b
	st1	{v3.4s},[x2],#16
	b.ne	.Loop192

	mov	w12,#12
	add	x2,x2,#0x20
	b	.Ldone

.align	4
.L256:
	ld1	{v4.16b},[x0]
	mov	w1,#7
	mov	w12,#14
	st1	{v3.4s},[x2],#16

.Loop256:
	tbl	v6.16b,{v4.16b},v2.16b
	ext	v5.16b,v0.16b,v3.16b,#12
	st1	{v4.4s},[x2],#16
	aese	v6.16b,v0.16b
	subs	w1,w1,#1

	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v3.16b,v3.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	 eor	v6.16b,v6.16b,v1.16b
	eor	v3.16b,v3.16b,v5.16b
	shl	v1.16b,v1.16b,#1
	eor	v3.16b,v3.16b,v6.16b
	st1	{v3.4s},[x2],#16
	b.eq	.Ldone

	dup	v6.4s,v3.s[3]		// just splat
	ext	v5.16b,v0.16b,v4.16b,#12
	aese	v6.16b,v0.16b

	eor	v4.16b,v4.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v4.16b,v4.16b,v5.16b
	ext	v5.16b,v0.16b,v5.16b,#12
	eor	v4.16b,v4.16b,v5.16b

	eor	v4.16b,v4.16b,v6.16b
	b	.Loop256

.Ldone:
	str	w12,[x2]

	eor	x0,x0,x0		// return value
	ldr	x29,[sp],#16
	ret
.size	aes_v8_set_encrypt_key,.-aes_v8_set_encrypt_key

.globl	aes_v8_set_decrypt_key
.type	aes_v8_set_decrypt_key,%function
.align	5
aes_v8_set_decrypt_key:
	stp	x29,x30,[sp,#-16]!
	add	x29,sp,#0
	bl	.Lenc_key

	sub	x2,x2,#240		// restore original x2
	mov	x4,#-16
	add	x0,x2,x12,lsl#4	// end of key schedule

	ld1	{v0.4s},[x2]
	ld1	{v1.4s},[x0]
	st1	{v0.4s},[x0],x4
	st1	{v1.4s},[x2],#16

.Loop_imc:
	ld1	{v0.4s},[x2]
	ld1	{v1.4s},[x0]
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	st1	{v0.4s},[x0],x4
	st1	{v1.4s},[x2],#16
	cmp	x0,x2
	b.hi	.Loop_imc

	ld1	{v0.4s},[x2]
	aesimc	v0.16b,v0.16b
	st1	{v0.4s},[x0]

	eor	x0,x0,x0		// return value
	ldp	x29,x30,[sp],#16
	ret
.size	aes_v8_set_decrypt_key,.-aes_v8_set_decrypt_key
.globl	aes_v8_encrypt
.type	aes_v8_encrypt,%function
.align	5
aes_v8_encrypt:
	ldr	w3,[x2,#240]
	ld1	{v0.4s},[x2],#16
	ld1	{v2.16b},[x0]
	sub	w3,w3,#2
	ld1	{v1.4s},[x2],#16

.Loop_enc:
	aese	v2.16b,v0.16b
	ld1	{v0.4s},[x2],#16
	aesmc	v2.16b,v2.16b
	subs	w3,w3,#2
	aese	v2.16b,v1.16b
	ld1	{v1.4s},[x2],#16
	aesmc	v2.16b,v2.16b
	b.gt	.Loop_enc

	aese	v2.16b,v0.16b
	ld1	{v0.4s},[x2]
	aesmc	v2.16b,v2.16b
	aese	v2.16b,v1.16b
	eor	v2.16b,v2.16b,v0.16b

	st1	{v2.16b},[x1]
	ret
.size	aes_v8_encrypt,.-aes_v8_encrypt
.globl	aes_v8_decrypt
.type	aes_v8_decrypt,%function
.align	5
aes_v8_decrypt:
	ldr	w3,[x2,#240]
	ld1	{v0.4s},[x2],#16
	ld1	{v2.16b},[x0]
	sub	w3,w3,#2
	ld1	{v1.4s},[x2],#16

.Loop_dec:
	aesd	v2.16b,v0.16b
	ld1	{v0.4s},[x2],#16
	aesimc	v2.16b,v2.16b
	subs	w3,w3,#2
	aesd	v2.16b,v1.16b
	ld1	{v1.4s},[x2],#16
	aesimc	v2.16b,v2.16b
	b.gt	.Loop_dec

	aesd	v2.16b,v0.16b
	ld1	{v0.4s},[x2]
	aesimc	v2.16b,v2.16b
	aesd	v2.16b,v1.16b
	eor	v2.16b,v2.16b,v0.16b

	st1	{v2.16b},[x1]
	ret
.size	aes_v8_decrypt,.-aes_v8_decrypt
.globl	aes_v8_cbc_encrypt
.type	aes_v8_cbc_encrypt,%function
.align	5
aes_v8_cbc_encrypt:
	stp	x29,x30,[sp,#-16]!
	add	x29,sp,#0
	subs	x2,x2,#16
	mov	x8,#16
	b.lo	.Lcbc_abort
	csel	x8,xzr,x8,eq

	cmp	w5,#0			// en- or decrypting?
	ldr	w5,[x3,#240]
	and	x2,x2,#-16
	ld1	{v6.16b},[x4]
	ld1	{v0.16b},[x0],x8

	ld1	{v16.4s-v17.4s},[x3]		// load key schedule...
	sub	w5,w5,#6
	add	x7,x3,x5,lsl#4	// pointer to last 7 round keys
	sub	w5,w5,#2
	ld1	{v18.4s-v19.4s},[x7],#32
	ld1	{v20.4s-v21.4s},[x7],#32
	ld1	{v22.4s-v23.4s},[x7],#32
	ld1	{v7.4s},[x7]

	add	x7,x3,#32
	mov	w6,w5
	b.eq	.Lcbc_dec

	cmp	w5,#2
	eor	v0.16b,v0.16b,v6.16b
	eor	v5.16b,v16.16b,v7.16b
	b.eq	.Lcbc_enc128

.Loop_cbc_enc:
	aese	v0.16b,v16.16b
	ld1	{v16.4s},[x7],#16
	aesmc	v0.16b,v0.16b
	subs	w6,w6,#2
	aese	v0.16b,v17.16b
	ld1	{v17.4s},[x7],#16
	aesmc	v0.16b,v0.16b
	b.gt	.Loop_cbc_enc

	aese	v0.16b,v16.16b
	aesmc	v0.16b,v0.16b
	 subs	x2,x2,#16
	aese	v0.16b,v17.16b
	aesmc	v0.16b,v0.16b
	 csel	x8,xzr,x8,eq
	aese	v0.16b,v18.16b
	aesmc	v0.16b,v0.16b
	 add	x7,x3,#16
	aese	v0.16b,v19.16b
	aesmc	v0.16b,v0.16b
	 ld1	{v16.16b},[x0],x8
	aese	v0.16b,v20.16b
	aesmc	v0.16b,v0.16b
	 eor	v16.16b,v16.16b,v5.16b
	aese	v0.16b,v21.16b
	aesmc	v0.16b,v0.16b
	 ld1 {v17.4s},[x7],#16	// re-pre-load rndkey[1]
	aese	v0.16b,v22.16b
	aesmc	v0.16b,v0.16b
	aese	v0.16b,v23.16b

	 mov	w6,w5
	eor	v6.16b,v0.16b,v7.16b
	st1	{v6.16b},[x1],#16
	b.hs	.Loop_cbc_enc

	b	.Lcbc_done

.align	5
.Lcbc_enc128:
	ld1	{v2.4s-v3.4s},[x7]
	aese	v0.16b,v16.16b
	aesmc	v0.16b,v0.16b
	b	.Lenter_cbc_enc128
.Loop_cbc_enc128:
	aese	v0.16b,v16.16b
	aesmc	v0.16b,v0.16b
	 st1	{v6.16b},[x1],#16
.Lenter_cbc_enc128:
	aese	v0.16b,v17.16b
	aesmc	v0.16b,v0.16b
	 subs	x2,x2,#16
	aese	v0.16b,v2.16b
	aesmc	v0.16b,v0.16b
	 csel	x8,xzr,x8,eq
	aese	v0.16b,v3.16b
	aesmc	v0.16b,v0.16b
	aese	v0.16b,v18.16b
	aesmc	v0.16b,v0.16b
	aese	v0.16b,v19.16b
	aesmc	v0.16b,v0.16b
	 ld1	{v16.16b},[x0],x8
	aese	v0.16b,v20.16b
	aesmc	v0.16b,v0.16b
	aese	v0.16b,v21.16b
	aesmc	v0.16b,v0.16b
	aese	v0.16b,v22.16b
	aesmc	v0.16b,v0.16b
	 eor	v16.16b,v16.16b,v5.16b
	aese	v0.16b,v23.16b
	eor	v6.16b,v0.16b,v7.16b
	b.hs	.Loop_cbc_enc128

	st1	{v6.16b},[x1],#16
	b	.Lcbc_done

.align	5
.Lcbc_dec128:
	ld1	{v4.4s-v5.4s},[x7]
	eor	v6.16b,v6.16b,v7.16b
	eor	v2.16b,v0.16b,v7.16b
	mov	x12,x8

.Loop2x_cbc_dec128:
	aesd	v0.16b,v16.16b
	aesd	v1.16b,v16.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 subs	x2,x2,#32
	aesd	v0.16b,v17.16b
	aesd	v1.16b,v17.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 csel	x8,xzr,x8,lo
	aesd	v0.16b,v4.16b
	aesd	v1.16b,v4.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 csel	x12,xzr,x12,ls
	aesd	v0.16b,v5.16b
	aesd	v1.16b,v5.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v18.16b
	aesd	v1.16b,v18.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v19.16b
	aesd	v1.16b,v19.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v20.16b
	aesd	v1.16b,v20.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v21.16b
	aesd	v1.16b,v21.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v22.16b
	aesd	v1.16b,v22.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	aesd	v0.16b,v23.16b
	aesd	v1.16b,v23.16b

	eor	v6.16b,v6.16b,v0.16b
	ld1	{v0.16b},[x0],x8
	eor	v2.16b,v2.16b,v1.16b
	ld1	{v1.16b},[x0],x12
	st1	{v6.16b},[x1],#16
	eor	v6.16b,v3.16b,v7.16b
	st1	{v2.16b},[x1],#16
	eor	v2.16b,v0.16b,v7.16b
	orr	v3.16b,v1.16b,v1.16b
	b.hs	.Loop2x_cbc_dec128

	adds	x2,x2,#32
	eor	v6.16b,v6.16b,v7.16b
	b.eq	.Lcbc_done
	eor	v2.16b,v2.16b,v7.16b
	b	.Lcbc_dec_tail

.align	5
.Lcbc_dec:
	subs	x2,x2,#16
	orr	v2.16b,v0.16b,v0.16b
	b.lo	.Lcbc_dec_tail

	csel	x8,xzr,x8,eq
	cmp	w5,#2
	ld1	{v1.16b},[x0],x8
	orr	v3.16b,v1.16b,v1.16b
	b.eq	.Lcbc_dec128

.Loop2x_cbc_dec:
	aesd	v0.16b,v16.16b
	aesd	v1.16b,v16.16b
	ld1	{v16.4s},[x7],#16
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	subs	w6,w6,#2
	aesd	v0.16b,v17.16b
	aesd	v1.16b,v17.16b
	ld1	{v17.4s},[x7],#16
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	b.gt	.Loop2x_cbc_dec

	aesd	v0.16b,v16.16b
	aesd	v1.16b,v16.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 eor	v4.16b,v6.16b,v7.16b
	 eor	v5.16b,v2.16b,v7.16b
	aesd	v0.16b,v17.16b
	aesd	v1.16b,v17.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 orr	v6.16b,v3.16b,v3.16b
	 subs	x2,x2,#32
	aesd	v0.16b,v18.16b
	aesd	v1.16b,v18.16b
	aesimc	v0.16b,v0.16b
	 csel	x8,xzr,x8,lo
	aesimc	v1.16b,v1.16b
	 mov	x7,x3
	aesd	v0.16b,v19.16b
	aesd	v1.16b,v19.16b
	aesimc	v0.16b,v0.16b
	 ld1	{v2.16b},[x0],x8
	aesimc	v1.16b,v1.16b
	 csel	x8,xzr,x8,ls
	aesd	v0.16b,v20.16b
	aesd	v1.16b,v20.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 ld1	{v3.16b},[x0],x8
	aesd	v0.16b,v21.16b
	aesd	v1.16b,v21.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 ld1 {v16.4s},[x7],#16	// re-pre-load rndkey[0]
	aesd	v0.16b,v22.16b
	aesd	v1.16b,v22.16b
	aesimc	v0.16b,v0.16b
	aesimc	v1.16b,v1.16b
	 ld1 {v17.4s},[x7],#16	// re-pre-load rndkey[1]
	aesd	v0.16b,v23.16b
	aesd	v1.16b,v23.16b

	 mov	w6,w5
	eor	v4.16b,v4.16b,v0.16b
	eor	v5.16b,v5.16b,v1.16b
	 orr	v0.16b,v2.16b,v2.16b
	st1	{v4.16b},[x1],#16
	 orr	v1.16b,v3.16b,v3.16b
	st1	{v5.16b},[x1],#16
	b.hs	.Loop2x_cbc_dec

	adds	x2,x2,#32
	b.eq	.Lcbc_done

.Lcbc_dec_tail:
	aesd	v0.16b,v16.16b
	ld1	{v16.4s},[x7],#16
	aesimc	v0.16b,v0.16b
	subs	w6,w6,#2
	aesd	v0.16b,v17.16b
	ld1	{v17.4s},[x7],#16
	aesimc	v0.16b,v0.16b
	b.gt	.Lcbc_dec_tail

	aesd	v0.16b,v16.16b
	aesimc	v0.16b,v0.16b
	aesd	v0.16b,v17.16b
	aesimc	v0.16b,v0.16b
	 eor	v4.16b,v6.16b,v7.16b
	aesd	v0.16b,v18.16b
	aesimc	v0.16b,v0.16b
	 orr	v6.16b,v2.16b,v2.16b
	aesd	v0.16b,v19.16b
	aesimc	v0.16b,v0.16b
	aesd	v0.16b,v20.16b
	aesimc	v0.16b,v0.16b
	aesd	v0.16b,v21.16b
	aesimc	v0.16b,v0.16b
	aesd	v0.16b,v22.16b
	aesimc	v0.16b,v0.16b
	aesd	v0.16b,v23.16b

	eor	v4.16b,v4.16b,v0.16b
	st1	{v4.16b},[x1],#16

.Lcbc_done:
	st1	{v6.16b},[x4]
.Lcbc_abort:
	ldr	x29,[sp],#16
	ret
.size	aes_v8_cbc_encrypt,.-aes_v8_cbc_encrypt
.globl	aes_v8_ctr32_encrypt_blocks
.type	aes_v8_ctr32_encrypt_blocks,%function
.align	5
aes_v8_ctr32_encrypt_blocks:
	stp		x29,x30,[sp,#-16]!
	add		x29,sp,#0
	ldr		w5,[x3,#240]

	ldr		w8, [x4, #12]
	ld1		{v0.4s},[x4]

	ld1		{v16.4s-v17.4s},[x3]		// load key schedule...
	sub		w5,w5,#6
	add		x7,x3,x5,lsl#4	// pointer to last 7 round keys
	sub		w5,w5,#2
	ld1		{v18.4s-v19.4s},[x7],#32
	ld1		{v20.4s-v21.4s},[x7],#32
	ld1		{v22.4s-v23.4s},[x7],#32
	ld1		{v7.4s},[x7]

	add		x7,x3,#32
	mov		w6,w5

	subs		x2,x2,#2
	b.lo		.Lctr32_tail

#ifndef __ARMEB__
	rev		w8, w8
#endif
	orr		v1.16b,v0.16b,v0.16b
	add		w8, w8, #1
	orr		v6.16b,v0.16b,v0.16b
	rev		w10, w8
	cmp		w5,#2
	mov		v1.s[3],w10
	b.eq		.Lctr32_128

.Loop2x_ctr32:
	aese		v0.16b,v16.16b
	aese		v1.16b,v16.16b
	ld1		{v16.4s},[x7],#16
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	subs		w6,w6,#2
	aese		v0.16b,v17.16b
	aese		v1.16b,v17.16b
	ld1		{v17.4s},[x7],#16
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	b.gt		.Loop2x_ctr32

	aese		v0.16b,v16.16b
	aese		v1.16b,v16.16b
	aesmc		v4.16b,v0.16b
	 orr		v0.16b,v6.16b,v6.16b
	aesmc		v5.16b,v1.16b
	 orr		v1.16b,v6.16b,v6.16b
	aese		v4.16b,v17.16b
	aese		v5.16b,v17.16b
	 ld1		{v2.16b},[x0],#16
	aesmc		v4.16b,v4.16b
	 ld1		{v3.16b},[x0],#16
	aesmc		v5.16b,v5.16b
	 add		w8,w8,#1
	aese		v4.16b,v18.16b
	aese		v5.16b,v18.16b
	 rev		w9,w8
	aesmc		v4.16b,v4.16b
	aesmc		v5.16b,v5.16b
	 add		w8,w8,#1
	aese		v4.16b,v19.16b
	aese		v5.16b,v19.16b
	 eor		v2.16b,v2.16b,v7.16b
	 rev		w10,w8
	aesmc		v4.16b,v4.16b
	aesmc		v5.16b,v5.16b
	 eor		v3.16b,v3.16b,v7.16b
	 mov		x7,x3
	aese		v4.16b,v20.16b
	aese		v5.16b,v20.16b
	 subs		x2,x2,#2
	aesmc		v4.16b,v4.16b
	aesmc		v5.16b,v5.16b
	 ld1	 {v16.4s-v17.4s},[x7],#32	// re-pre-load rndkey[0-1]
	aese		v4.16b,v21.16b
	aese		v5.16b,v21.16b
	aesmc		v4.16b,v4.16b
	aesmc		v5.16b,v5.16b
	aese		v4.16b,v22.16b
	aese		v5.16b,v22.16b
	 mov	v0.s[3], w9
	aesmc		v4.16b,v4.16b
	 mov	v1.s[3], w10
	aesmc		v5.16b,v5.16b
	aese		v4.16b,v23.16b
	aese		v5.16b,v23.16b

	 mov		w6,w5
	eor		v2.16b,v2.16b,v4.16b
	eor		v3.16b,v3.16b,v5.16b
	st1		{v2.16b},[x1],#16
	st1		{v3.16b},[x1],#16
	b.hs		.Loop2x_ctr32

	adds		x2,x2,#2
	b.eq		.Lctr32_done
	b		.Lctr32_tail

.Lctr32_128:
	ld1		{v4.4s-v5.4s},[x7]

.Loop2x_ctr32_128:
	aese		v0.16b,v16.16b
	aese		v1.16b,v16.16b
	aesmc		v0.16b,v0.16b
	 ld1		{v2.16b},[x0],#16
	aesmc		v1.16b,v1.16b
	 ld1		{v3.16b},[x0],#16
	aese		v0.16b,v17.16b
	aese		v1.16b,v17.16b
	 add		w8,w8,#1
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	 rev		w9,w8
	aese		v0.16b,v4.16b
	aese		v1.16b,v4.16b
	 add		w8,w8,#1
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	 rev		w10,w8
	aese		v0.16b,v5.16b
	aese		v1.16b,v5.16b
	 subs		x2,x2,#2
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	aese		v0.16b,v18.16b
	aese		v1.16b,v18.16b
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	aese		v0.16b,v19.16b
	aese		v1.16b,v19.16b
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	aese		v0.16b,v20.16b
	aese		v1.16b,v20.16b
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	aese		v0.16b,v21.16b
	aese		v1.16b,v21.16b
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	aese		v0.16b,v22.16b
	aese		v1.16b,v22.16b
	aesmc		v0.16b,v0.16b
	aesmc		v1.16b,v1.16b
	 eor		v2.16b,v2.16b,v7.16b
	aese		v0.16b,v23.16b
	 eor		v3.16b,v3.16b,v7.16b
	aese		v1.16b,v23.16b

	eor		v2.16b,v2.16b,v0.16b
	orr		v0.16b,v6.16b,v6.16b
	eor		v3.16b,v3.16b,v1.16b
	orr		v1.16b,v6.16b,v6.16b
	st1		{v2.16b},[x1],#16
	mov		v0.s[3], w9
	st1		{v3.16b},[x1],#16
	mov		v1.s[3], w10
	b.hs		.Loop2x_ctr32_128

	adds		x2,x2,#2
	b.eq		.Lctr32_done

.Lctr32_tail:
	aese		v0.16b,v16.16b
	ld1		{v16.4s},[x7],#16
	aesmc		v0.16b,v0.16b
	subs		w6,w6,#2
	aese		v0.16b,v17.16b
	ld1		{v17.4s},[x7],#16
	aesmc		v0.16b,v0.16b
	b.gt		.Lctr32_tail

	aese		v0.16b,v16.16b
	aesmc		v0.16b,v0.16b
	aese		v0.16b,v17.16b
	aesmc		v0.16b,v0.16b
	 ld1		{v2.16b},[x0]
	aese		v0.16b,v18.16b
	aesmc		v0.16b,v0.16b
	aese		v0.16b,v19.16b
	aesmc		v0.16b,v0.16b
	aese		v0.16b,v20.16b
	aesmc		v0.16b,v0.16b
	aese		v0.16b,v21.16b
	aesmc		v0.16b,v0.16b
	aese		v0.16b,v22.16b
	aesmc		v0.16b,v0.16b
	 eor		v2.16b,v2.16b,v7.16b
	aese		v0.16b,v23.16b

	eor		v2.16b,v2.16b,v0.16b
	st1		{v2.16b},[x1]

.Lctr32_done:
	ldr		x29,[sp],#16
	ret
.size	aes_v8_ctr32_encrypt_blocks,.-aes_v8_ctr32_encrypt_blocks
#endif